

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	Fi	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/709,209	9,209 04/21/2004		Dwadasi Hare Rama Sarma	DP-305691	3208
22851	7590	06/27/2006		EXAMINER	
DELPHI TE	ECHNOL	OGIES, INC.	PATEL, ISHWARBHAI B		
M/C 480-410 PO BOX 505				ART UNIT	PAPER NUMBER
TROY, MI	48007			2841	
				DATE MAILED: 06/27/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
	Office Action Commence	10/709,209	SARMA ET AL.				
	Office Action Summary	Examiner	Art Unit				
	•	Ishwar (I. B.) Patel	2841				
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cover sheet with the c	correspondence address				
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPORTED IS LONGER, FROM THE MAILING asions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. period for reply is specified above, the maximum statutory perion to reply within the set or extended period for reply will, by state eply received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 1.136(a). In no event, however, may a reply be tired will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	N. mely filed the mailing date of this communication. ED (35 U.S.C. § 133).				
Status							
1)🖾	Responsive to communication(s) filed on <u>04</u>	April 2006.					
<i>'</i> —		his action is non-final.					
, <u></u>							
٠,٣	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims		:				
4) 🖂	☑ Claim(s) <u>1-20</u> is/are pending in the application.						
•	4a) Of the above claim(s) <u>5 and 11-20</u> is/are withdrawn from consideration.						
	☐ Claim(s) is/are allowed.						
	☐ Claim(s) is/are rejected.						
	Claim(s) <u>1-4 and 0-70</u> is/are rejected. Claim(s) is/are objected to.						
	Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.						
•							
	ion Papers	· .					
• —	The specification is objected to by the Exam						
10)⊠	10)⊠ The drawing(s) filed on <u>04 April 2006</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)	The oath or declaration is objected to by the	Examiner. Note the attached Office	e Action or form PTO-152.				
Priority (ınder 35 U.S.C. § 119						
, a)l	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents. 2. Certified copies of the priority documents. 3. Copies of the certified copies of the priority documents. See the attached detailed Office action for a light service.	ents have been received. ents have been received in Application of the contents have been received in the contents have been received.	tion No ed in this National Stage				
2) Notice 3) Information	t(s) te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/er No(s)/Mail Date	4) Interview Summar Paper No(s)/Mail D 5) Notice of Informal 6) Other:					

DETAILED ACTION

1. This action is in response to amendment filed on April 4, 2006.

Election/Restrictions

2. Applicant's traversal of restriction requirement on the ground that the search for both groups together will not be burdensome to the examiner is not found persuasive. As explained in the previous action invention of both the group are distinct and are classified in different classes a thorough search of both the groups and all the species will need more time and will be burdensome to the examiner.

The requirement is still deemed proper and is therefore made FINAL.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-4 and 6-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Polinski (US Patent No. 5,386,339).

Art Unit: 2841

Application/Control Number: 10/709,209

Regarding claim 1, Polinski, in an embodiment of figure 5, discloses a circuit board assembly comprising: a co-fired substrate comprising at least first (made up of sheet 122) and second (made up of 148) regions superimposed and bonded to each other, the first region being formed of a plurality of first ceramic layers (LTCC sheet 122), each first ceramic layer consisting essentially of electrically-nonconductive materials (dielectric structure 124, column 6, line 1,2), at least some of the first ceramic layers being bonded to each other (see figure), the second region being formed of at least one second ceramic layer (148), conductor lines on at least some of the first ceramic layers so as to be between adjacent pairs of the first ceramic layers; electrically-conductive vias that extend through at least some of the first ceramic layers and electrically interconnect the conductor lines on the first ceramic layers (explained in the first embodiment, column 3, line 59-64); and a surface-mount IC device (130) mounted to a first surface of the substrate defined by one of the first ceramic layers, wherein said first and second regions are arranged for serial thermal interconnection between said IC device and an opposed heat sink (24). Polinski, though discloses the second region (148) with higher thermally conductivity (column 5, line 58-59), does not explicitly disclose thermally-conductive particles dispersed in a matrix comprising electrically-nonconductive materials, the thermally-conductive particles having a higher coefficient of thermal conductivity than the electrically-nonconductive materials of the first and second ceramic layers. However, Polinski further recites that additives can be added to improve the thermal conductivity (column 4, line 36-44).

Application/Control Number: 10/709,209

Art Unit: 2841

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of applicant's invention to provide the second region (148) be formed with thermally-conductive particles dispersed in a matrix comprising electrically-nonconductive materials, the thermally-conductive particles having a higher coefficient of thermal conductivity than the electrically-nonconductive materials of the first and second ceramic layers, in order to have higher thermal conductivity of the second region for fast dissipation of heat from the system.

Regarding claim 2, Polinski further discloses the substrate is a low-temperature co-fired ceramic substrate (sheets 122 and 148 made of low-temperature co-fired ceramic material, column 6, lien 1,2 and column 5, line 45).

Regarding claim 3, Polinski further discloses the thermally conductive particles are metal and/or ceramic particles (column 4, line 37-52).

Regarding claim 4, the substrate of Polinski does not have thermal via extending through the substrate from the surface mount device on the first surface to an oppositely disposed second surface of the substrate (no via in the second region 148, see figure).

Regarding claim 6, Polinski discloses all the features of the claimed invention but does not disclose the second ceramic layers have a coefficient of thermal expansion

Application/Control Number: 10/709,209

Art Unit: 2841

of within about 4 ppm/°C of first ceramic layers. However, it is advisable to control the coefficient of thermal expansion of both layers of first and second region to avoid developing cracks at the bonding junction due the uneven expansion. Further the coefficient of thermal expansion will depend upon the additive used in the layers and can be controlled by changing the proportion and type of additives. Furthermore, it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. *In re Boesch*, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of applicant's invention to keep the coefficient of thermal expansion as close as possible to that of the first ceramic layers, and for that matter within about 4 ppm/°C of first ceramic layers, in order to avoid crack development at the bonding junction.

Regarding claim 7, Polinski discloses all the features of the claimed invention including the second ceramic layers but does not disclose the second ceramic layers have a thermal conductivity of at least 10 W/mK. However, as applied to claim 1 above, additives are added to improve the thermal conductivity to the desired value to facilitate faster heat removal to protect the device from the damage. Further, it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. *In re Boesch*, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of applicant's invention to provide structure of Polinski with the second ceramic

layers have a thermal conductivity of at least 10 W/mK, in order to have desired thermal conductivity to avoid damage to the system due to higher temperature.

Regarding claim 8, Polinski discloses all the features of the claimed invention including the second region free of the first ceramic layers, the first ceramic layers are bonded surface-to-surface to form the first region of the substrate, and the first region is free of the second ceramic layers and is bonded to the second region of the substrate (see figure), but does not disclose the second ceramic layer is one of a plurality of second ceramic layers bonded surface-to-surface to form the second region of the substrate. However, the second region of Polinski is made of higher thermal conductivity to facilitate faster heat removal. Adding more layer will help in enhancing heat removal. Therefore, it would have been obvious to a person of ordinary skill in the art to modify the structure of Polinski having the second ceramic layer is one of a plurality of second ceramic layers bonded surface-to-surface to form the second region of the substrate, in order to enhance heat removal rate to avoid damage to the system.

Regarding claim 9, Polinski further discloses a heat sink (24) bonded to the substrate, the second region of the substrate being between the heat sink and the first region of the substrate (see figure).

Regarding claim 10, Polinski discloses all the features of the claimed invention including the first region and the second region and an a surface mount IC device

mounted to a first surface of the substrate and an opposed heat sink, as applied to claims 1, 4, 6, 7 and 8.

Response to Arguments

5. Applicant's arguments filed on April 4, 2006 have been fully considered but they are not persuasive. The applicant on page 14 of the response argues that the amended claim 1 specifies that thermal energy from the power chip 12 flows serially, first through upper (relative less thermally conductive) continuous region 32, and then through lower (relatively more thermally conductive) continuous region 34, and finally, to an opposed heat sink 20. Polinski neither disclose nor suggest such an arrangement. To the contrary, each of the Polinski embodiments discloses mounting the IC chip to the higher thermally conductive layer or heat sink.

This is not found persuasive. Polinski, in the embodiment of figure 5, disclose the IC chip (microelectronic component 130) mounted on the upper surface of the board, which are ceramic layers, with the heat sink (24) on the opposite side of the board. As a result the heat generated by the component will travel serially from the upper layer of the board to the heatsink (24) at the bottom of the board. Further regarding argument about the continuous region 32 and the continuous region 34, there are no such continuous regions recited in the claim.

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Sasaki (US Patent No. 5,998,043), in figure 4, discloses a device with a component (8) mounted on the ceramic substrate (1) on the upper surface and a heat sink (6) on the bottom with metallic layer (2, 3, 4) for better heat conduction from the component to the heat sink.

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2841

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ishwar (I. B.) Patel whose telephone number is (571) 272 1933. The examiner can normally be reached on M-F (8:30 - 5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on (571) 272 1957. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

IP .

June 24, 2006

ISHWAR PATEL PRIMARY EXAMINER